## RESEARCH ARTICLE

**OPEN ACCESS** 

# Design for Testability in Timely Testing of Vlsi Circuits

## S. Asvini, Mrs.C.Nirmala

M.E(Applied Electronics)

A.P/ ECE, Sriram engineering college, Thiruvallur district, Tamilnadu, India.

#### Abstract

Even though a circuit is designed error-free, manufactured circuits may not function correctly. Since the manufacturing process is not perfect, some defects such as short-circuits, open-circuits, open interconnections, pin shorts, etc., may be introduced. Points out that the cost of detecting a faulty component increases ten times at each step between prepackage component test and system warranty repair. It is important to identify a faulty component as early in the manufacturing process as possible. Therefore, testing has become a very important aspect of any VLSI manufacturing system. Two main issues related to test and security domain are scan-based attacks and misuse of JTAG interface. Design for testability presents effective and timely testing of VLSI circuits. The project is to test the circuits after design and then reduce the area, power, delay and security of misuse. BIST architecture is used to test the circuits effectively compared to scan based testing. In built-in self-test (BIST), on-chip circuitry is added to generate test vectors or analyze output responses or both. BIST is usually performed using pseudorandom pattern generators (PRPGs). Among the advantages of pseudorandom BIST are: (1) the low cost compared to testing from automatic test equipment (ATE). (2) The speed of the test, which is much faster than when it is applied from ATE. (3) The applicability of the test while the circuit is in the field, and (4) the potential for high quality of test.

Keyword: Testing, scan-based attacks, misuse of JTAG interface, BIST.

#### I. INTRODUCTION

Generally more than one million tests needed to obtain a good fault coverage so testing is very essential to find faulty and good circuits that produces a quality of product. Design for testability (DFT) improves the testability, diagnostics, test time and reduces number of required test pins. Harmful users can use the scan chain to observe confidential data stored in devices by using standard test interface such as JTAG and IEEE 1500.These test interfaces were initially developed for testing printed circuit board or system on chip internal modules but nowadays it is widely used for debugging purposes.

VLSI circuits are tested by applying test patterns to the circuit under test (CUT) and comparing the response of the circuit to the good circuit response, which is obtained by simulation. Design for testability (DFT) techniques are used to improve the controllability (the ability to set the node at a certain value) and the observability (the ability to propagate the value of a node to an observable output) of internal nodes in digital circuits. Among the widely used DFT techniques are scan-path techniques. In scan-path techniques, the circuit is designed to have two modes of operation, namely, a normal functional mode and a test mode. In the test mode, the bistables (the memory elements in the circuit) are interconnected into a shift register. In test mode, it is possible to shift an arbitrary test pattern in the bistables. By going back to the functional mode for one clock pulse, the response of the circuit to the test

pattern is latched into the bistables. The circuit can then be placed back in test mode to concurrently shift the response out of the chain and shift a new pattern into the chain. The addition of on-chip circuitry to provide test vectors or to analyze output responses is called built-in self-test (BIST) The pattern generation in BIST is usually done using linear feedback shift registers (LFSRs) or cellular automata (CA).

## II. ROLE OF TESTING IN VLSI DESIGN

Even though a circuit is designed error-free, manufactured circuits may not function correctly. Since the manufacturing process is not perfect, some defects such as short circuits, open-circuits, open interconnections, pin shorts, etc., may be introduced. Points out that the cost of detecting a faulty component increases ten times at each step between prepackage component test and system warranty repair. It is important to identify a faulty component as early in the manufacturing process as possible. Therefore, testing has become a very important aspect of any VLSI manufacturing system.

The testing of digital logic involves the application of the appropriate stimuli to a Device Under-Test (DUT) and the comparison of the resulting response to the expected one. Manufacturing defects tend to alter the circuit behavior and, therefore, when the response of a DUT does not match the expected response, it is

considered faulty. For digital circuits, the stimuli are sequences of logic levels 0 and 1, called test patterns or vector that are applied to the inputs of the circuit. Test pattern generation is a complex process with three main aspects: the cost of test generation, the cost of test application and the quality of test.

### **III. SCAN-BASED ATTACKS**

The insertion of scan chains consists of replacing the flip- flops (FFs) of the design by scan flip-flops (SFFs) and connecting these SFFs into a shiftregister, called scan chain. The scan chain is bound to a input pin (scan-in) and to an output pin (scan-out). An extra pin called scan-enable should be added to control the scan chain's data shifting. If the scanenable is set to 0, the SFFs are connected to the circuit to behave as functionally expected (functional mode). When the scan-enable is set to 1, the SFFs are connected to the scan chain, and the bitstream at the scan-in is shifted in while the data stored in the SFFs is shifted out through the scan-out pin. By controlling the scan-in and scan-enable inputs and observing the scan-out pin, and attacker can observe confi- dential data or corrupt internal states. Fig. 1 illustrates the duality between test and security. While the test engineer uses the scan chains to shift-in input patterns and shift-out response vectors, the attacker may shift-out confidential data (observability attacks) and shift-in corrupted data (controllability attacks).



Figure 1 scan based attacks



**IV. BIST ARCHITECTURE** 

#### Figure 2 Block diagram of BIST architecture

Test pattern generation generates test patterns with the help of 2:1 MUX and LFSR. It accepts two inputs and produces one output to circuit under test. Circuit under test produces output to test response analysis before that any fault is detected it is just fed back into the BIST control unit and act as a feedback circuit until test end signal is applied. Test response analysis produces good/fault free output. Advantages

- Reduces testing time.
- Test application time and total energy dissipation during test are improved.
- It reduces delay & power.

## V. INTERNAL DIAGRAM OF BIST ARCHITECTURE



Figure 3 internal diagram

#### **A.BIST CONTROLLER**

Whenever an IC is powered up(signal start BIST is made active) the test controller starts the procedure.once the test is over,the status line is made high if fault is found. Following that, the controller connects the primary inputs to the CUT via the multiplexer, thus making it ready for operation.

#### **B.LFSR**

Linear feedback shift register act as a feedback circuit. output of CUT is fed back into the LFSR if any faulty or non responsible output present in the CUT output.LFSR reduces the peak power by connecting multiplexer on the LFSR register.LFSR reduces the switching activity in the inputs of the Circuit Under Test.

#### **C.TEST PATTERN GENERATION**

Test patterns are generated in the output of multiplexer. The test patterns required to sensitize the faults and then propagate the effect to the outputs of the CUT.

#### **D.CIRCUIT UNDER TEST**

Circuit under test produces the primary output which is faulty or any non responsible output. Then the output is fed back into the LFSR in which it act as a feedback circuit, until the test end signal is applied. Remaining outputs are fed into output response compactor.

#### E.OUTPUT RESPONSE COMPACTOR

Output response compactor performs lossy compression of the outputs of the CUT. Then it produces a fault free signature which describes the good circuit response.During BIST, large amount of data in CUT responses are applied to Response compactor. For example, if we consider a circuit of 200 outputs and if we want to generate 5 million random patterns, then the CUT response to Response compactor will be 1 billion bits. This is not manageable in practice. So it is necessary to compact this enormous amount of circuit responses to a manageable size that can be stored on the chip. The response analyzer compresses a very long test response into a single word. Such a word is called a signature. The signature is then compared with the pre-stored reference signature from ROM with compacted response. If the signature matches the reference copy, the CUT is regarded fault-free. Otherwise, it is faulty.

#### F.READ ONLY MEMORY

It has reference signature that needs to be compared with the compacted CUT response.

#### **G.COMPARATOR**

Hardware to compare compacted CUT response and reference signature (from ROM) and produces the status of the circuit which is good & fault free circuit.



	N - 12,77 HA	· · · · ·		[1] Solution of the second se second second sec	VV = P P : 1 : V	v
Sources 🗙 🗙	🚡 FPGA Design Summary 🔥 🔺	CODEING'S Project Status				
Sources for: Inplementation v	🖯 Design Overview	Project File:	DOFINGSIN	Current State:	Paced and Routed	
CODEINGS A	🛾 Sunnay	N 11 H	la.	r		
0 (j.c.3250e-\$pg218	- 👔 CB Appertes	Noque Name:	o ost iso	• Ellais:	NO ETOIS	
🖯 🛛 🔐 p bist top (p bist top	🔋 Nodule Level Utilization	Target Device:	c3e251e-4pq208	+ Warnings:	<u>5 Warrings</u>	
🗄 🛛 bisti - lo_far lo_far v 🗸	- 👔 Tining Constraints	Product Version:	SE 10.1 - WebPACK	<ul> <li>Routing Results:</li> </ul>	Al Sonals Completely Rout	<u>ed</u>
( )	Prout Report	Design Goal:	lalanced	<ul> <li>Timing Constraints:</li> </ul>	Al Constraints Net	
🐮 Sour 🔥 Fles 📣 Snece 🦄 Libre	Cock Report	Design Strategy:	(in: Default (uniocked)	Final Timing Score:	D (Timing Report)	
<u> </u>	🖯 Eros and Warrings					
Poceses X	- 🛾 Synthesis Messages	MICHICS Publics Currenty				
Processes for: (p_bist_top	🔋 Tanslation Messages		CODEING ST BIDDIT.	Autorital y		8
Add Existing Source	- 📔 Nap Vessages	No patition information was found.				
Ceste New Source	Pace and Route Messages					
- 🗓 Vev Design Summary	Timing Messages	Device Utilization Summary				
			Denice Unication of	and y		B
🗄 🎾 Design Utilities	Bigen Vessages	Logic Utilization	lised	Available	Utilization	H Note(s)
🗄 🎾 Design Lihites 🗄 🎾 Elser Constaints	- Diger Vessages A Curret Nessages v	Logic Utilization Number of Sice Rip Rops	Used 75	Available 4,005	Utilization 11,	H Note(s)
0 Synthesize - XST	Ditgen Vessages A Current Nessages v Project Properties	Logic Wilization Number of Sice Rip Rops Number of Airput LUTs	Used 75 222	Available 4,005 4,005	Utilization R G	Note(s)
Design Littices     Sec Constraints     Leer Constraints     NO Synthesize - XST     NO Implement Design	Poject Properties	Logic Utization Number of Size Rip Rops Number of Angut UUTs Logic Distribution	Used 75	Avalable 4,096 4,096	Ulization R R	Note(s)
Design Litities     User Constants     Leer Constants     Avg Synthesize - XST	Biger Vessages     Breach Ressages     Popert Repeates     Breach Ressage Resign Summary     Distribut Ressage Relating     Distribut Ressage Relating	Logic Utilization Number of Sice Rip Rops Number of Arepat LUT's Logic Distribution Number of compet Sices	Used 75 222 142	Avalable 4/86 4/86	Utilization N. 	Note(s)
Jeogr Utites     Jeogr Utites     Jeo Constants     Joo Synthesise - XST     Goversite Programming Re     Configue Target Dence	Biger Vessager     BACmert Nessager     Project Properties     Gal K Correct Nessager     Depide Konserted Nessager     Bracke Vessager Rearry     Display Normental Nessager Entranced Design Summary Contents	Logic Utilization Number of Sice Rp Rops Number of Arryst LUTs Logic Distribution Number of cocapiet Sices Number of Sices containing only related top:	Used 1 1 1 1 1 1 1 1 1 1 1 1 1	Available 4,836 4,836 2,448 148	Utilization TL 42 EL EL EL EL EL EL EL EL EL EL EL EL EL	Note(s)
Design Utilies     Sec Crustiants     User Crustiants     Way Synthesize - XST     Way Instrument Design     Generate Programming File     Contigue Target Device	Dityn Masages     M Curret Mesages     M Curret Mesages     V     Presct Properties     Distributions Printing     Distributions Printing     Distributions Printing     Distributions Printing     Store Patton Data	Logic Witzston Hurber of Size Rip Rops Hurber of Frop LUTs Logic Distribution Hurber of scozed Sizes Hurber of Sizes containsy any related logic Hurber of Sizes containsy any related logic	Used 15 222 148 148 0	Available 4,896 4,896 2,448 148 148 148	Utilization 11, 42, 51, 1007, 01, 01, 01, 01, 01, 01, 01, 01	E Note(s)
Despublies     D	Digar Masage     Microt Neages     Microt Neages     V      Paped Papels     Paped Papels     Papel Neage Rang     Dight Incometal Neages     Phance Deign Sumay Criteria     Share Station Data     Down Strate     Down Strate	Logic Witzston Hurber of Size Fig. Rops Hurber of Yinge LUTis Logic Dictricution Hurber of Sizes containing why isotabell logic Turber of Sizes containing why isotabell logic Turber of Sizes containing wheater logic Turbal Number of Alergeat LUTis	10ed called a 75 222 448 448 448 0 0 222	Available 4.055 4.055 2.440 1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	Utilization 11: 41: 61: 1021 61: 1021 61: 1021 61: 1021 61: 1021 61: 1021 1021 1021 1021 1021 1021 1021 10	E Noteja)
<ul> <li>Despriblies</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Vie-Crustaria</li> <li>Configue Taget Desize</li> </ul>	Piger Meanges     Project Program     Project Projectes     Project Projectes     Project Projectes     Project Projectes     Project Projectes     Project Projectes     Projectes	Logi Ukization lurbe of Size Tip Fopo lurbe of 4 Fopo ULT's Logis Califordian lurber of source Sizes lurber of Source Sizes lurber of Source of Logis on containty universel fug- Tetal Number of A Fopo ULT's lurber of Source Sizes	1000 Cente constant of a 1000 Cente constant o	Available 4,055 4,055 4,055 4,055 140 140 140 140 140 150 150 150 150 150 150 150 15	Utilization 11 4 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H Noteja)

PARAMETER	EXISTING	PROPOSED
Area	90%	75%
Power	4.501 mW	4.321 mW
Delay	16.649ns	16.149ns

In this paper, we have minimized the area, power, delay compared with existing system and simulation results to find faulty or good circuit by using modelsim –Altera 6.4a software. Advantage of this project is area, power, delay parameters are minimized, testing time is reduced test application time and total energy dissipation during test are improved.

## VII. ACKNOWLEDGE

S. Asviniwould like to thank everyone, including: parents, teachers, family, friends, and in essence, all sentient beings for their help and support this paper would not have been possible.Especially,I dedicate my acknowledgment of gratitude toward my mentor and Co-author S. Arthy for his guidance and support.

#### REFERENCE

- [1] (1994). Federal Information Processing Standards Publication 140-2: Security Requirements for Cryptographic Modules [Online]. Available:http://csrc.nist.gov/publications/\_ ps/ ps140-2/ ps1402.pdf
- [2] D. Hely, M.-L. Flottes, F. Bancel, B. Rouzeyre, N. Berard, and M. Renovell,
   *``Scan design and secure chip [secure IC testing]*," in Proc. 10th IEEE IOLTS, Jul. 2004, pp. 219 224.
- [3] J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, *Securing designs against scan-based side-channel attacks*," IEEE Trans. Dependable SecureComput., vol. 4, no. 4, pp. 325\_336, Oct. 2007.
- [4] J. Da Rolt, G. Di Natale, M. Flottes, and B. Rouzeyre, "A novel differential scan attack on advanced DFT structures," ACM Trans. Des. Autom. Electron. Syst., vol. 18, no. 4, p. 58, Oct. 2013.
- [5] B.Yang, K.Wu, and R. Karri, "Scan based side channel attack on dedicated hardware implementations of data encryption standard," in Proc. ITC, Oct. 2004, pp. 339 344.
- [6] B. Yang, K.Wu, and R. Karri, "Secure scan: A design-for-test architecture for crypto chips," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 10, pp. 2287\_2293, Oct. 2006.
- [7] Y. Liu, K. Wu, and R. Karri, "Scan-based attacks on linear feedback shift register based stream ciphers," ACM Trans. Des. Autom. Electron. Syst., vol. 16, no. 2, pp. 1\_15, Mar. 2011.
- [8] R. Nara, K. Satoh, M. Yanagisawa, T. Ohtsuki, and N. Togawa, "Scanbased sidechannel attack against RSA cryptosystems

using scan signatures," IEICE Trans. Fundam. Electron.,Commun. Comput. Sci., vol. E93- A, no. 12, pp. 2481\_2489, Dec. 2010.

- [9] R. Nara, N. Togawa, M. Yanagisawa, and T. Ohtsuki, "Scan-based attack against elliptic curve cryptosystems," in Proc. 15th ASP-DAC, Jan. 2010, pp. 407\_412.
- [10] J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "*Embedded deterministic test*," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23,no. 5, pp. 776\_792, May 2004.

www.ijera.com